



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/077,947	02/20/2002	Hideki Okuyama	8039-1001	3041
466 7.	590 06/17/2004		EXAM	INER
YOUNG & T		VU, TRISHA U		
745 SOUTH 23 ARLINGTON,	BRD STREET 2ND FLOOR VA 22202		ART UNIT	PAPER NUMBER
,			2112	
			DATE MAILED: 06/17/2004	, 4

Please find below and/or attached an Office communication concerning this application or proceeding.

			_	PRE
		Application No.	Applicant(s)	
Office Action Summary		10/077,947	OKUYAMA, HIDE	ΞKI
		Examiner	Art Unit	
		Trisha U. Vu	2112	<u></u>
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover si	neet with the correspondence a	ddress
THE   - Externanter - If the - If NO - Failu Any I	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. In some may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a repure to reply its specified above, the maximum statutory period reto reply within the set or extended period for reply will, by statutively received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however oly within the statutory minimu will apply and will expire SIX e, cause the application to be	may a reply be timely filed  im of thirty (30) days will be considered time (6) MONTHS from the mailing date of this become ABANDONED (35 U.S.C. § 133).	
Status				
2a)□	Responsive to communication(s) filed on <u>20 F</u> This action is <b>FINAL</b> . 2b) This since this application is in condition for allowed closed in accordance with the practice under	s action is non-final.	•	ne merits is
Dispositi	ion of Claims			
5)□ 6)⊠	Claim(s) 1-18 is/are pending in the application 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) 1-18 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	awn from considerati		
Applicati	ion Papers			
10)⊠	The specification is objected to by the Examin The drawing(s) filed on 20 February 2002 is/at Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examin The specification is objected.	re: a) accepted one of a common and a common accepted in a common acception is required if the common acception is required if the common acception accepted in a common acception accepted in a common accepted in a commo	abeyance. See 37 CFR 1.85(a). Irawing(s) is objected to. See 37 C	DFR 1.121(d).
Priority (	under 35 U.S.C. § 119			
a)	Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  1. Certified copies of the priority document  2. Certified copies of the priority document  3. Copies of the certified copies of the priority document  application from the International Burea  See the attached detailed Office action for a lis	nts have been receivents have been receivents have been receivents have been to the things of the th	ed. ed in Application No e been received in this Nationa )).	al Stage
Attachmen	ut(e)			
1) Notice	ce of References Cited (PTO-892)		erview Summary (PTO-413) per No(s)/Mail Date	
3) N Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 or No(s)/Mail Date <u>2</u> .	3) 5) 🔲 No	per No(s)/Mail Date htice of Informal Patent Application (Pi her:	ro-152)

## **DETAILED ACTION**

1. Claims 1-18 are presented for examination.

## Claim Objections

2. Claim 18 is objected to because of the following informalities: "firs" (line 7) should be changed to "first". Appropriate correction is required.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-6, 8-10, 12-14, and 16-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Kregness et al. (4,984,153) (hereinafter Kregness).

As to claim 1, Kregness teaches a multiprocessor system comprising: a plurality of processors (PROC A, PROC B,...) which send and receive predetermined information to and from each other; and a shared memory (shared memory 18) which is shared and accessed by said plurality of processors one after another (Fig. 1), and wherein each of said plurality of processors requests at least one of other processors included in said plurality of processors to access said shared memory that is to be done by the at least one of other processors, in a case where each of said plurality of processors has accessed said

Art Unit: 2112

shared memory (e.g. releasing control to another processor to perform its test) (col. 4, lines 29-61).

As to claim 2, Kregness further teaches each of said plurality of processors requests, in a case where each of said plurality of processors has normally updated predetermined data in said shared memory (if the test is successful), the at least one of other processors to read same data as the predetermined data from said shared memory (col. 4, lines 53-61).

As to claim 3, Kregness further teaches each of said plurality of processors requests, in a case where each of said plurality of processors has not normally updated predetermined data in said shared memory (if the test is unsuccessful), the at least one of other processors to update the predetermined data in said shared memory (col. 4, lines 53-61).

As to claim 4, Kregness teaches a multiprocessor system comprising: a plurality of processors (PROC A, PROC B,...) which send and receive predetermined information to and from each other; a shared memory (shared memory 18) which is shared and accessed by each of said plurality of processors, and an access manager (arbitration logic) which manages access to said shared memory by each of said plurality of processors (col. 3, lines 61-68), and wherein said access manager selects, in a case where said plurality of processors are in contention to access said shared memory, one of said plurality of processors being in contention and permits the selected processor to access said shared memory (col. 4, lines 13-28), and each of said plurality of processors requests at least one of other processors included in said plurality of processors to access said shard memory

Art Unit: 2112

that is to be done by the at least one of other processors, in a case where each of the processors is selected by said access manager and the selected processor accesses said shared memory (e.g. releasing control to another processor to perform its test) (Fig. 1 and col. 4, lines 29-61).

As to claim 8, Kregness teaches a multiprocessor system comprising: a plurality of processors (PROC A, PROC B,...) which send and receive a predetermined signal to and from each other; a shared memory (shared memory 18) which is shared and accessed by each of said plurality of processors; and a contention determiner (arbitration logic) which detects whether said plurality of processors are in contention to access said shared memory, and permits one of said plurality of processors to access said shared memory (col. 3, lines 61-68), and wherein each of said plurality of processors outputs a access-request signal to at least one of other processors included in said plurality of processors, so as to request the at least one of other processors to access said shared memory, in a case where each of said plurality of processor is permitted to access said shared memory by said contention determiner and the permitted processor accesses said shared memory (e.g. releasing control to another processor to perform its test) (Fig. 1 and col. 4, lines 29-61).

As to claim 12, Kregness teaches a shared-memory controlling method to be executed in a multiprocessor system including a plurality of processors (PROC A, PROC B,...) which send and receive predetermined information to and from each other, a shared memory (shared memory 18) which is shared and accessed by each of said plurality of processors, and an access manager (arbitration logic) which manages access to said

Art Unit: 2112

shared memory by each of said plurality of processors, and said method comprising: selecting one processor included in said plurality of processors, and permitting the selected one processor to access said shared memory, in a case where said plurality of processors are in contention for said shared memory (col. 3, lines 61-68 and col. 4, lines 13-28); performing first access to said shared memory using the selected processor, requesting at least one of other processors included in said plurality of processors to perform second access to said shared memory, in a case where said performing the first access to said shared memory has been done; and performing the second access to said shared memory using the at least one of other processors (e.g. releasing control to another processor to perform its test) (Fig. 1 and col. 4, lines 29-61).

As to claims 5, 9, and 13, Kregness further teaches each of said plurality of processors requests, in a case where each of said plurality of processors has normally updated predetermined data in said shared memory (if the test is successful), the at least one of other processors to read same data as the predetermined data from said shared memory (col. 4, lines 53-61).

As to claims 6, 10, and 14, Kregness further teaches each of said plurality of processors requests, in a case where each of said plurality of processors has not normally updated predetermined data in said shared memory (if the test is unsuccessful), the at least one of other processors to update the predetermined data in said shared memory (col. 4, lines 53-61).

As to claim 16, Kregness teaches a shared-memory controlling method comprising: selecting one of a plurality of processors (PROC A, PROC B,...), and

Art Unit: 2112

permitting the selected processor to access a shared memory (shared memory 18) shared by the plurality of processors, in a case where the plurality of processors are in contention for the shared memory (Fig. 1 and col. 3, lines 61-68); performing first access to said shared memory using the selected processor; requesting at least one of other processors included in said plurality of processors to perform second access to said shared memory, in a case where the first access has been done; and performing the second access to said shared memory using the at least one of other processors (e.g. releasing control to another processor to perform its test) (Fig. 1 and col. 4, lines 29-61).

As to claim 17, Kregness teaches a computer readable recording medium for controlling a computer to execute a shared-memory controlling method comprising: selecting one processor included in a plurality of processors (PROC A, PROC B,...), and permitting the selected one processor to access a shared memory (shared memory 18), in a case where said plurality of processors are in contention for said shared memory (Fig. 1 and col. 3, lines 61-68); performing first access to said shared memory using the selected processor; requesting at least one of other processors included in said plurality of processors to perform second access to said shared memory, in a case where said performing the first access to said shared memory has been done; and performing the second access to said shared memory using the at least one of other processors (e.g. releasing control to another processor to perform its test) (Fig. 1 and col. 4, lines 29-61).

Application/Control Number: 10/077,947 Page 7

Art Unit: 2112

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 7, 11, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kregness et al. (4,984,153) (hereinafter Kregness) in view of Hauck et al. (6,587,904) (hereinafter Hauck).

As to claims 7, 11, and 15, the argument above for claims 4, 11, and 12 apply. However, Kregness does not explicitly disclose each of said plurality of processors requests, in a case where a predetermined period of time has elapsed without being selected by said access manager, the at least one of other processors and said access manager to perform a predetermined reset operation for resetting themselves. Hauck teaches detecting if arbitration is not won within a specified amount of time and requesting a long bus reset (at least col. 8, lines 56-67 and col. 12, lines 8-16). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include detecting if arbitration is not won within a specified amount of time and requesting a long bus reset as taught by Hauck by each of the plurality of processors in the system of Kregness to allow reconfiguration of the bus and connected devices to better provide the actual status of the system.

Application/Control Number: 10/077,947 Page 8

Art Unit: 2112

5. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kregness et al. (4,984,153) (hereinafter Kregness) in view of Mogul (6,704,798).

As to claim 18, Kregness teaches a method for controlling a computer to execute a shared-memory comprising: selecting one of a plurality of processors (PROC A, PROC B,...), and permitting the selected processor to access a shared memory (shared memory 18) shared by the plurality of processors, in a case where the plurality of processors are in contention for the shared memory (Fig. 1 and col. 3, lines 61-68); performing first access to said shared memory using the selected processor, requesting at least one of other processors included in said plurality of processors to perform second access to said shared memory, in a case where the first access has been done; and performing the second access to said shared memory using the at least one of other processors (e.g. releasing control to another processor to perform its test) (Fig. 1 and col. 4, lines 29-61). However, Kregness does not explicitly disclose the method is contained within a data signal embedded in a carrier wave representing an instruction sequence. Mogul teaches implementing a data signal embedded in a carrier wave representing an instruction sequence (col. 14, lines 4-15). It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the method via a data signal embedded in a carrier wave representing an instruction sequence as taught by Mogul in the system of Kregness to allow the method to be stored and executed in a distributed fashion over the network.

Art Unit: 2112

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure, as the art discloses shared memory system:

US Patent	5,813,016	Sumimoto
US Patent	5,884,046	Antonov
US Patent	5,978,839	Okuhara et al
US Patent	5,339,427	Elko et al.
US Patent	5,418,913	Fujimoto
US Patent	6,715,059	Miller
US Patent	6,173,375	Arshad

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trisha U. Vu whose telephone number is 703-305-5959. The examiner can normally be reached on Mon-Thur and alternate Fri from 7:00am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/077,947 Page 10

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Trisha U. Vu Examiner Art Unit 2112

uv

SUMATI LEFKOWITZ
DIZMARY EXAMINER